IEC 62142 Ed. 1.0 en:2005

Verilog (R) register transfer level synthesis

International Electrotechnical Commission , 06/27/2005

Publisher: IEC

File Format: PDF

$132.00$265.00


Defines a set of modeling rules for writing Verilog® HDL descriptions for synthesis. Adherence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard de.nes how the semantics of Verilog HDL are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.

More IEC Standards PDF

IEEE 1609.0-2013

IEEE 1609.0-2013

$66.00 $132.00

IEC 61169-50 Ed. 1.0 b:2014
IEC 62325-301 Ed. 1.0 b:2014
IEC 61169-48 Ed. 1.0 b:2014

IEC 61169-48 Ed. 1.0 b:2014

$117.00 $234.00