IEC 62142 Ed. 1.0 en:2005

Verilog (R) register transfer level synthesis

International Electrotechnical Commission , 06/27/2005

Publisher: IEC

File Format: PDF

$132.00$265.00


Defines a set of modeling rules for writing Verilog® HDL descriptions for synthesis. Adherence to these rules guarantees the interoperability of Verilog HDL descriptions between register-transfer level synthesis tools that comply to this standard. The standard de.nes how the semantics of Verilog HDL are used, for example, to describe level- and edge-sensitive logic. It also describes the syntax of the language with reference to what shall be supported and what shall not be supported for interoperability.

More IEC Standards PDF

IEC 61534-1 Ed. 2.2 b:2020

IEC 61534-1 Ed. 2.2 b:2020

$329.00 $658.00

IEC 61400-27-1 Ed. 2.0 en:2020
IEC 62351-8 Ed. 1.0 b:2020

IEC 62351-8 Ed. 1.0 b:2020

$196.00 $392.00

IEC 62793 Ed. 2.0 b:2020

IEC 62793 Ed. 2.0 b:2020

$164.00 $329.00