IEC 63011-1 Ed. 1.0 b:2018

Integrated circuits - Three dimensional integrated circuits - Part 1: Terminology

International Electrotechnical Commission , 11/28/2018

Publisher: IEC

File Format: PDF

$47.00$95.00

Description

Standard By:International Electrotechnical Commission , 11/28/2018

Published:11/28/2018

Pages:24

File Size:1 file , 1.3 MB

Language:English, French

Note:This product is unavailable in Ukraine, Russia, Belarus

IEC 63011-1:2018 provides definitions pertaining to multichip integrated circuits, as vertically stacked dies using through-silicon vias (TSVs) or micro bumps. Terms and definitions related to the fabrication and test of the multichip integrated circuits are also provided.

More IEC Standards PDF

IEC 60670-24 Ed. 2.0 b:2011

$139.00 $278.00

ICC IBC-2012

$66.00 $132.00

IEC 62023 Ed. 2.0 b:2011

$139.00 $278.00

IEC 60601-2-23 Ed. 3.0 b:2011

$164.00 $329.00