• IEEE 1076.1-2017

IEEE 1076.1-2017

IEEE Standard VHDL Analog and Mixed-Signal Extensions

IEEE , 01/26/2018

Publisher: IEEE

File Format: PDF

$181.00$362.00


IEEE 1076.1-2017 PDF

This standard defines the IEEE 1076.1™ language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. Informally called VHDL-AMS (VHSIC Hardware Description Language for Analog and Mixed-Signal, where VHSIC stands for Very High Speed Integrated Circuits), the language is built on the IEEE 1076™ (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models. To support the design and verification of complex electronic systems containing a mixture of analog and digital devices, the IEEE 1076.1 language provides, as an extension of the IEEE VHDL 1076 language, a comprehensive set of capabilities for the description and simulation of mixed-signal and mixed-technology systems. The revision adds selected new features to the language definition of IEEE Std 1076.1-2007, and it updates that standard to reflect changes in the VHDL specification, IEEE Std 1076-2008. Revision Standard - Active. The IEEE 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems, is defined in this standard. The language, also informally known as VHDL-AMS, is built on IEEE Std 1076-2008 (VHDL) and extends it with additions and changes to provide capabilities of writing and simulating analog and mixed-signal models.

IEEE 1076.1-2017 History

IEEE 1076.1-2017

IEEE 1076.1-2017

$181.00 $362.00

IEEE 1076.1-2007

IEEE 1076.1-2007

$146.00 $293.00

IEEE 1076.1-1999

IEEE 1076.1-1999

$98.00 $197.00

More IEEE Standards PDF

IEEE 1683-2014

IEEE 1683-2014

$40.00 $81.00

IEC 60335-2-25 Amd.1 Ed. 6.0 b:2014
IEC 61199 Ed. 3.2 b:2014

IEC 61199 Ed. 3.2 b:2014

$234.00 $468.00

IEC 60839-5-1 Ed. 2.0 b:2014